















READY Pin 22 (Input)		
<ul> <li>This is an acknowledgement signal from slower I/O devices or memory.</li> </ul>	Vss (GND) [ 1 AD14 [ 2 AD13 [ 3 AD12 [ 4 AD11 [ 5 AD10 [ 6	40 Vec (SP) 39 AD15 38 A16/S3 37 A17/S4 36 A16/S5 35 D A19/S8
<ul> <li>It is an active high signal.</li> </ul>	AD9 C 7 AD8 C 8 AD7 C 9	34 D BHE/S7 33 D MN/XX 32 D RD
<ul> <li>When high, it indicates that the device is ready to transfer data.</li> </ul>		
<ul> <li>When low, then microprocessor is in wait state.</li> </ul>	AD0 0 18 NMI 0 17 INTR 0 18 CLK 0 19 Viss (GND) 0 20	25 QSD ALE 24 QSD ALE 23 TEST 22 READY 21 RESET
Gursharan Singh Tatla www.eazynotes.com		10







TEST Pin 23 (Input)		
<ul> <li>Pin 23 (Input)</li> <li>It is used to test the status of math co-processor 8087.</li> <li>The BUSY pin of 8087 is</li> </ul>	Vss (GND) AD14 AD13 AD13 AD12 AD12 AD14 C 2 AD14 C 2 AD14 C 2 AD14 C 2 AD15 C 3 AD14 C 3 AD14 C 3 AD14 C 3 AD14 C 3 AD15 C 3 AD15 C 3 AD15 C 3 AD16 C 5 AD16 C 5 AD16 C 7 AD16 C 7 AD17 C 7 AD17 AD17 C 7 AD17 C 7 AD17 C 7 AD17 C 7 AD17 C 7 AD17 AD17 C 7 AD17 AD17 C 7 AD17 C 7 AD17 AD	40         Vcc (SP)           30         A D15           30         A 1653           31         A 1653           32         A 1655           33         A 1865           34         B BEIsr           35         A 1895           36         A 1895           37         B BEIsr           38         B BEIsr           39         R 50670           310         R 50670
<ul><li>connected to this pin of 8086.</li><li>If low, execution continues else microprocessor is in</li></ul>	AD6 C 10 92 AD5 C 11 02 AD4 C 12 AD3 C 13 AD2 C 14 AD1 C 15 AD0 C 16 NMI C 17 NMI C 18	30         RQ610         HOLD           30         RQ610         HUA           30         RQ610         HUA           31         CCCK         WR           28         SZ         MIO           27         ST         DUR           28         SZ         MIO           27         ST         DUR           28         SZ         MIO           29         LCCK         WR           20         SZ         MIO           21         ST         DUR           22         SZ         MIO           24         QSU         ALE           24         CST         TEST
wait state.	CLK [] 18 CLK [] 19 Ves (GND) [] 20	22 READY 21 RESET











Pin 24 (Output)		
<ul> <li>This is an interrupt acknowledge signal.</li> </ul>	Vss (GND) 1 AD14 2 AD13 3 AD13 4 AD12 4 AD11 5	40 Vcc (SP) 39 AD15 38 A16/53 37 A16/53 37 A17/54 36 A16/55
<ul> <li>When microprocessor receives INTR signal, it acknowledges the interrupt by generating this signal.</li> </ul>	AD10 [ 8 AD9 [ 7 AD8 [ 8 AD5 [ 9 AD5 [ 10 98 AD5 [ 11 9 AD4 [ 12 AD3 [ 13 AD2 [ 14 AD1 [ 15 AD2 [ 14 AD1 [ 15 NB4 [ 12]	29 COCK WR 28 SZ MO 27 ST DT/R 28 SO DEN 25 QSO ALE
<ul> <li>It is an active low signal.</li> </ul>	NIMI L 17 INTR L 18 CLK L 19 Vss (GND) L 20	24 QS1 NTA 23 TEST 22 READY 21 RESET











HLDA Pin 30 (Output)				
<ul> <li>It is a Hold Acknowledge signal.</li> <li>It is issued after receiving</li> </ul>	Vss (GND) [ 1 AD14 [ 2 AD13 [ 3 AD12 [ 4 AD11 [ 5 AD10 [ 6 AD5] [ 7	v	40 Vec (5P) 30 AD15 38 A16/53 37 A16/53 37 A17/54 36 A16/55 36 A16/55 36 A16/55 36 A16/55 36 A16/55	
<ul> <li>It is assued after receiving the HOLD signal.</li> <li>It is an active high signal.</li> </ul>	AD9 7 AD8 8 AD7 9 AD6 10 AD5 11 AD4 12	8086	34 BHE/S7 33 MIN/MX 32 RD 31 RQ/GTO 30 RQ/GTO 30 RQ/GTO 29 LOCK	HOLE
	AD3 [ 13 AD2 [ 14 AD1 [ 15 AD0 [ 16 NMI [ 17 NTR [ 18 CLK [ 19		28 32 27 31 28 30 25 40 26 40 28 28 28 28 28 28 28 28 28 28 28 28 28	MIO DT/R DEN ALE INTA
Gursharan Singh Tatla www.eazynotes.com	Visis (GND)		21 RESET	26









			Pin 26, 27, 28 (Outp	ul)			
				Vss (GND) 1 AD14 2	V	40 Vcc (SP) 39 AD15	
S <sub>2</sub>	S <sub>1</sub>	S	Status	AD13 0 3		38 A16/53	
0	0	0	Interrupt Acknowledge	AD12 C 4		37 🗖 A17/S4	
-	-			AD11 5		36 A18/S5	
0	0	1	I/O Read	AD 10 0 6 AD 9 0 7		35 A19456 34 BHE/S7	
0	1	0	I/O Write	ADS B		33 MINIMX	
0	1	1	Halt	AD7 🗖 9	-	32 RD	
v	-	-		AD6 C 10 AD5 C 11	8086	31 RQ/GTD 30 RQ/GT1	HOU
1	0	0	Opcode Fetch	AD4 0 12	ŵ		WR
1	0	1	Memory Read	AD3 🗖 13		28 52 27 51	МĪ
1	1	0	Memory Write	AD2 14 AD1 15		27 3 ST 26 3 50	DT/
-	-	-				25 0.50	ALE
1	1	1	Passive	NMI 🖬 17		24 🗖 QS1	INT/
				INTR 🗖 18		23 TEST	
				CLK [ 19 Vss (GND) [ 20		22 READY 21 RESET	

LOCK Pin 29 (Output	
• This signal indicates that other processors should no ask CPU to relinquish the system bus.	Ves(GND) = 1 40 Vec(SP) ADIX = 2 30 ADI5 ADIX = 3 30 ADI5 ADIX = 3 30 ADI5 ADIX = 4 37 ATI64 ADIX = 5 35 ADI65 ADIX = 6 35 ADIX = 6 35 ADI65 ADIX = 6 35 ADIX = 6
<ul> <li>When it goes low, all interrupts are masked and HOLD request is not granted.</li> </ul>	
<ul> <li>This pin is activated by usi LOCK prefix on any instruction.</li> </ul>	ADD 18 25 QSD ALE NWI 17 22 QSI NTK NWI 18 25 TEST QKK 19 22 READY Ves(QND) 20 21 RESET
Gursharan Singh Tatla www.eazynotes.com	n 32



